Please cancel claim 1.

Please add the following new claims:

A high power MOSFET device having more than \$\beta^{1000}\$ parallel-connected individual FET devices closely packed into a relatively small area comprising;

and second spaced, parallel planar surfaces; at least a first portion of the thickness of said wafer which extends from said first planar surface consisting of an epitaxially deposited region of a first conductivity type;

f a plurality of symmetrically disposed laterally distributed hexagonal base regions each having a second conductivity type formed in said epitaxially deposited region and extending for a given depth beneath said first planar surface;

property said hexagonal base regions spaced at said first surface from surrounding ones by a symmetric hexagonal lattice of semiconductor material of said first conductivity type;

 ρ each side of each of said hexagonal base regions being parallel to an adjacent side of another of said hexagonal base regions;

a hexagonal annular source region of said first conductivity type formed in an outer peripheral region of each of said hexagonal base regions and extending downwardly from said first planar surface to a depth less than the depth of said base regions;

pl an outer rim of each of said annular source regions being radially inwardly spaced from an outer periphery of its respective hexagonal base region to form an annular channel between each of said outer rims of said annular source regions and said symmetric hexagonal lattice of semiconductor material of said first portion of said wafer;

 β a common source electrode formed on said first

(h)

5

30

planar surface and connected to a plurality of said annular source regions and to interiorly adjacent surface areas of their said respective hexagonal base regions;

a drain electrode connected to said second planar
surface of said wafer;

 $\ensuremath{f}\xspace$ an insulation layer means on said first planar surface and overlying at least said annular channels;

p) a gate pad electrode section on the surface of said device and at least one finger extending from said gate pad; said at least one finger electrically contacting said polysilicon gate electrode at a plurality of spaced locations over the surface of said polysilicon gate electrode, thereby to reduce the R-C delay constant of said device.

The device of claim 12 wherein said annular channels have at least one leg in longitudinal alignment with other legs of other of said annular channels; said plurality of spaced locations disposed along a line defined by said legs of said annular channels which are in longitudinal alignment.

A high power MOSFET device having more than \$\beta^{1000}\$ parallel-connected individual FET devices closely packed into a relatively small area comprising:

ρ/ a thin wafer of semiconductor material having first and second spaced, parallel planar surfaces; at least a first portion of the thickness of said wafer which extends from said first planar surface consisting of an epitaxially deposited region of a first conductivity type;

distributed polygonal base regions each having a second conductivity type formed in said fightly doped region and extending for given depth beneath said first planar semiconductor surface;

14

35

40

THE PROPERTY OF THE PARTY OF TH

5

// said polygonal base regions spaced at said first surface from surrounding ones by a symmetric polygonal lattice of semiconductor material of said first conductivity type;

 $\int \int$ each side of each of said polygonal base regions being parallel to an adjacent side of another of said polygonal base regions;

\$\int | \text{ an outer rim of each of said annular source regions} being radially inwardly spaced from an outer periphery of its respective polygonal base region to form an annular channel between each of said outer rims of said annular source regions and said symmetric polygonal lattice of semiconductor material of said first portion of said wafer;

planar surface and connected to a plurality of said annular source regions and to interiorly adjacent surface areas of their said respective polygonal base regions;

plant drain electrode connected to said second planar
semiconductor surface of said wafer;

 ρ an insulation layer means on said first planar surface and overlying at least said annular channels;

 \not a polysilicon gate electrode atop said insulation layer means and operable to invert said annular channels; and

plagate pad electrode section on the surface of said device and at least one finger extending from said gate pad; said at least one finger electrically contacting said polysilicon gate electrode at a plurality of spaced locations over the surface of said polysilicon gate electrode, thereby to reduce the R-C delay constant of said device.

15

25

45

25. The device of claim 24 wherein said annular channels have at least one leg in longitudinal alignment with other legs of other of said annular channels; said plurality of spaced locations disposed along a line defined by said legs of said annular channels which are in longitudinal alignment.

16. A vertical conduction high power MOSFET device exhibiting relatively low on-resistance and relatively high breakdown voltage; said device comprising;

of a wafer of semiconductor material having planar first and second opposing semiconductor surface; said wafer of semiconductor material having a relatively lightly doped major body portion for receiving junctions and being doped with impurities of a first conductivity type;

symmetrically disposed identical polygonal base regions of a second conductivity type formed in said wafer, each extending from said first planar semiconductor surface to a first depth beneath said first planar semiconductor surface; said polygonal base regions spaced from surrounding ones by a symmetric polygonal lattice of semiconductor material of said first conductivity type; the space between adjacent ones of said polygonal base regions defining a common conduction region of said first conductivity type extending downwardly from said first planar semiconductor surface;

first conductivity type formed within each of said polygonal base regions and extending downwardly from said first planar semiconductor surface to a depth less than said first depth; each of said polygonal annular source regions being laterally spaced along said first planar semiconductor surface from the facing respective edges of said common conduction region thereby to define respective coplanar annular channel regions along said first planar semiconductor surface between the polygonal sides of each of said polygonal annular source regions and said common conduction region;

16

5

THE PART OF THE PARTY.

20

25

gate insulation layer means on said first planar semiconductor surface, disposed at least on said coplanar channel regions;

place electrode means on said gate insulation layer means and overlying said coplanar channel regions;

pla drain conductive region remote from said common conduction region and separated therefrom by said relatively lightly doped major body portion and extending to said second semiconductor surface;

 ρ /a drain electrode coupled to said drain conductive region; and

for a gate pad electrode section on the surface of said device and at least one finger extending from said gate pad; said at least one finger electrically contacting said polysilicon gate electrode at a plurality of spaced locations over the surface of said polysilicon gate electrode, thereby to reduce the R-C delay constant of said device.

In the device of claim 16 wherein said annular channels have at least one leg in longitudinal alignment with other legs of other of said annular channels; said plurality of spaced locations disposed along a line defined by said legs of said annular channels which are in longitudinal alignment.

18. A high power MOSFET device exhibiting relatively low on-resistance and relatively high breakdown voltage; said device comprising:

a wafer of semiconductor material having planar first and second opposing semiconductor surfaces; said wafer of semiconductor material having a relatively lightly doped major body portion for receiving junctions and being doped with impurities of a first conductivity type;



35

40

17

at least first and second spaced base regions of a second conductivity type formed in said wafer and extending downwardly from said first planar semiconductor surface to a first depth beneath said first planar semiconductor surface; the space between said at least first and second spaced base regions defining a common conduction region of a first conductivity type at a given first planar semiconductor surface location; said common conduction region extending downwardly from said first planar semiconductor surface;

first and second annular source regions of said first conductivity type formed in said first and second spaced base regions respectively at said first planar semiconductor surface locations to a depth less than said first depth; said first and second annular source regions being laterally spaced along said first planar semiconductor surface from the facing respective edges of said common conduction region thereby to define first and second channel regions along said first planar semiconductor surface between each pair of said first and second annular source regions, respectively, and said common conduction region; each of said first and second channel regions being coplanar with one another;

\$\iiint and second annular source regions and their respective first and second base regions;

 ρ gate insulation layer means on said first planar semiconductor surface, disposed at least on said first and second channel regions;

p gate electrode means on said gate insulation layer means and overlying said first and second channel regions;

of a drain conductive region remote from said common conduction region and separated therefrom by said relatively lightly doped major body portion and extending to said second semiconductor surface;

pla drain electrode coupled to said drain conductive region;



10

15

20

18

35

each of said at least first and second spaced base regions having a polygonal configuration; each of said first 45 and second annular source regions having a polygonal configuration conforming to that of their respective base region; and

P/ a gate pad electrode section on the surface of said device and at least one finger extending from said gate pad; said at least one finger electrically contacting said polysilicon gate electrode at a plurality of spaced locations over the surface of said polysilicon gate electrode, thereby to reduce the R-C delay constant of said device.

19. The device of claim 18 wherein said annular channels have at least one leg in longitudinal alignment with other legs of other of said annular channels; said plurality of spaced locations disposed along a line defined by said legs of said annular channels which are in longitudinal alignment.

The present application is a continuation of copending parent application Serial No. 07/291,423, filed December 23, 1988.

This application now contains claims 12-19. An early examination of the claims is requested.

EXPRESS MAIL CERTIFICATE

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee (mail label #B<u>68500860</u> in an envelope addressed to: Commissioner of Patents and Trademarks, Washington,

DC, 20231, on <u>February 8, 1991</u>

Name of Person mailing Correspondence

Signature February 8, 1991

Date of Signature

SHW: ir

Respectfully submitted,

Samuel H. Weiner

Registration No.: 18,510

OSTROLENK, FABER, GERB & SOFFEN 1180 Avenue of the Americas New York, New York 10036-8403

(212) 382-0700

Telephone: